Abstract-This paper proposes a study of input impedance of 2 types of CMOS active inductors. It derives 2 input impedance formulas. The first formula is the input impedance of the grounded active inductor. The second formula is the input impedance of the floating active inductor. After that, these formulas can be used to simulate magnitude and phase response of input impedance as a function of current consumption with MATLAB. Common mode rejection ratio (CMRR) of the fully differential bandpass amplifier is derived based on superposition principle. CMRR as a function of input frequency is plotted as a function of current consumption.
I. INTRODUCTION
CTIVE inductor implemented by CMOS technology was proposed since 1996 [1] . Usually, its inductance value is a function of current consumption and load capacitance. The more current consumption, the lower the inductance value. After that, there is considerable interest in quality factor (Q) enhancing technique of a grounded active inductor which was proposed since 2000 [2] , because of low Q value and large silicon area of spiral inductor. By utilizing higher gain in the amplifier stage of the gyrator loop, the quality factor of a grounded active inductor can be improved to 12,000.
Another 2 papers on improving quality factor of a grounded active inductor was proposed in [3] , [4] . The first circuit was based on the amplifier stage of the NMOS cascade transconductor cascade with feedback stage common source transconductor. It has an additional feedback resistor between the output of amplifier stage of cascade transconductor and input of feedback stage of common source transconductor. This circuit consumed less than 8 mW at 5.7nH at 1.55 GHz and it has Q of 70. The second circuit was based on amplifier stage of NMOS common source transconductor cascade with feedback stage of NMOS common source transconductor. It has an additional feedback resistor between the output of amplifier stage of NMOS common source transconductor and input of feedback stage of common source transconductor. It Kittipong Tripetch is with division of electronic and telecommunication engineering, Faculty of Engineering and Architecture, Rajamangala University of Technology Suvarnabhumi, Nonthaburi Campus, Thailand (email: kittipong_t@rmutsb.ac.th). also has additional capacitance at the output node of the amplifier stage of NMOS common source transconductor as a design variable.
Floating active inductor implemented in CMOS technology was first proposed since 2000 [5] . They designed differential oscillator at 1.2 GHz by consuming current approximately 220 microamperes. Another floating active inductor implemented in CMOS technology was proposed since 2006 [6] . They designed VCO with wide tuning range (143%) with 6-28 mW of power consumption at 0.5-3 GHz tuning range. This paper organized as follows. Section II describes the first proposed circuit topology and derives the formula of the input impedance of the proposed circuit and its simulation results. Section III describes the second proposed circuit topology and derives the formula of the input impedance of the proposed circuit and its simulation results. The conclusion is given in Section IV.
II. THE PROPOSED GROUNDED ACTIVE INDUCTOR
The first proposed circuit is grounded active inductor based on amplifier stage of PMOS common source transconductor with feedback stage of PMOS common source transconductor. It has an additional feedback resistor between the output of amplifier stage of PMOS common source transconductor and input of feedback stage of PMOS common source transconductor. It also has additional capacitance at the output node of amplifier stage of PMOS common source transconductor. The complete schematic is shown in Fig. 1 . 
All coefficients in (1), (2) and (3) are a function of parasitic capacitances, transconductances and drain to source conductances of the transistors and feedback resistor. Subscripts of the parameters indicate the name of the transistors.
The parameters used in the simulation with MATLAB are as follows. IdP1=IdN1=IdP2=IdN2=20uA, Rf=1kohm The level1 0.5um CMOS process parameters which appeared in [8] are listed following lambda=0.1, lambda=0.2, VtoN=0.7, VtoP=-0.8, UON=460, UOP=115, Tox=9.5e-9.
Typical magnitude and phase response of grounded active inductor without drain to source conductance in Fig. 1 is shown in Fig. 2 . It can be seen that phase response is not 90 or minus 270 degrees at all input frequencies. Thus, it can be seen that we use drain current only 20uA because it is the minimum current which aspect ratio of Mp1 can be designed to be larger than 1. And if we increased capacitive load from 0.5pF to 5pF, the resonance frequency of the input impedance of this circuit can be decreased from 330 MHz, 238MHz, 168MHz and 106 MHz, respectively.
Phase response can be seen from Fig. 2 as follows, for Capacitive load of 0.5pF, phase response reaches minus 270 degrees. For capacitive load of 1pF, phase response could not reach minus 270 degrees. For capacitive load of 2pF, phase response could not reach minus 270 degrees. For capacitive load of 5pF, phase response could not reach minus 270 degrees. It can be concluded from this graph that at current of 20uA, input impedance of the circuit behaves like inductance as we increase the capacitive load. After input frequencies pass resonance frequency its impedance can become more capacitive.
The design parameters of circuit in Fig. 1 (b) which drain sourced conductances are not included which are listed as following. Typical magnitude and phase response of a grounded active inductor which includes drain to source conductance in Fig. 1 is shown in Fig. 3 . It can be seen that phase response is 90 degrees only at one point of frequency. This observation can be seen in Fig. 3 as follows. At drain current of 20uA and capacitive load varies from 0.5pF to 5pF, the resonance frequency of the input impedance of this circuit can be decreased from 313 MHz, 217MHz, 154MHz and 98 MHz, respectively.
Phase response can be seen from (4), (5), (6) and (7) are a function of parasitic capacitances, transconductances and drain to source conductances of the transistors and feedback resistor. Subscript of the parameters indicates the name of the transistors.
The parameters used in the simulation with MATLAB are as follows. Idp1=Idp1=Idp3=Idp4=1uA,10uA,20uA,30uA.
Idn5=Idn6=1uA,10uA,20uA,30uA, respectively. The level1 0.5um CMOS process parameters which appeared in [8] are as follows lambdaN=0.1, lambdaP=0.2, VtoN=0.7, VtoP=-0.8, UON=460, UOP=115, Tox=9.5e-9. For graph in Fig. 6 , we used minimum length to be 1 micron.
Typical magnitude and phase response of the floating active inductor is shown in Fig. 6. Fig. 6 can be described as follows. For sys4, which is shown in black dashed dotted line, the current is designed to be 1 microampere. The magnitude response rises from minus 166 dB at 1MHz until it reaches resonance frequency 9.13 GHz at 85.2 dB. The phase response for this current consumption starts from 0 degree. It rises slowly at 100 MHz until it reaches 69.5 degrees at 7.4 GHz. After that, it falls dramatically to minus 90.6 degrees at 11.8 GHz.
For sys, which is shown in blue solid line, the current is designed to be 10 microamperes. The magnitude response arises from minus 126 dB at 1MHz until it reaches resonance frequency 10.2 GHz at 67.6 dB. The phase response for this current consumption starts from 0 degree. It rises slowly at 100 MHz until it reaches 73.1 degrees at 7.65 GHz. After that, it falls tremendously to minus 90.6 degrees at 12.8 GHz.
For sys2, which is shown in red dotted line, the current is designed to be 20 microamperes. The magnitude response arises from minus 114 dB at 1 MHz until it reaches resonance frequency 9.23 GHz at 60.9dB. The phase response for this current consumption starts from 0 degree. It rises slowly at 100 MHz until it reaches 71.5 degrees at 7.74 GHz. After that, it falls to minus 90.5 degrees at 11.5 GHz.
For sys3, which is shown in cyan dashed line, the current is designed to be 30 microamperes. The magnitude response arises from minus 107 dB at 1 MHz until it reaches resonance frequency 8.93 GHz at 61.7 dB. The phase response for this current consumption starts from 0 degree. It rises slowly at 100 MHz until it reaches 69.7 degrees at 7.24 GHz. After that, it falls sharply to minus 90.5 degrees at 10.4 GHz. 
For fully differential bandpass amplifier in Fig. 5 , it can be designed by a substitute drain current equation in the saturation region. After that all aspect ratios, transconductances, drain source conductances, parasitic capacitances can be designed and written as a function of current consumption in MATLAB. The theory which is used to analyze differential mode gain and common mode gain can be seen in a well known textbook [7] . All formulas from the (4) through (18) can be written in MATLAB with 536 lines as an input file. In typical simulation results, it can be shown in Fig. 8 and Fig. 9 that differential mode gain and common mode gain are approximately equal which is very strange results. It means that common mode rejection ratio of this circuit is approximately zero which is plotted in Fig. 8 . C R and minimum length of transistors in Fig. 4 (a) . The higher the current, the lower the center frequency. It can be seen from the graph of differential mode gain in Fig. 7 that differential mode gain can be designed to be 5 dB at center frequency of 1.16 GHz at current consumption of 8 mA. It can be seen that for current consumption of 4mA, Adm can be designed to be minus 3.86 dB at center frequency of 1.46 GHz. It can be concluded that this circuit consumed very high current if voltage gain is a stringent requirement. Idp1=Idp2=Idp3=Idp4=1.25mA, Idn5=Idn6=1.25mA CL=0.5pF
Idp1=Idp2=Idp3=Idp4=1.5mA, Idn5=Idn6=1.5mA CL=0.4pF Idp1=Idp2=Idp3=Idp4=1.75mA, Idn5=Idn6=1.75mA CL=0.3pF
Idp1=Idp2=Idp3=Idp4=2mA, Idn5=Idn6=2mA CL=0.1pF
